UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/802,010	03/17/2004	Tae-sun Chung	Q78750	3316
23373 SUGHRUE MI	7590 04/03/200 ON. PLLC	EXAMINER		
2100 PENNSY	LVÁNIA AVENUE, N	RUTZ, JARED IAN		
SUITE 800 WASHINGTOI	N, DC 20037	ART UNIT	PAPER NUMBER	
			2187	
			MAIL DATE	DELIVERY MODE
			04/03/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Applica	tion No.	Applicant(s)		
Office Action Summary		10/802,	010	CHUNG ET AL.		
		Examin	er	Art Unit		
		JARED	. RUTZ	2187		
 Period foi	The MAILING DATE of this commun	ication appears on t	he cover sheet with th	e correspondence a	ddress	
A SHC WHICH - Extens after S - If NO - Failure Any re	DRTENED STATUTORY PERIOD F HEVER IS LONGER, FROM THE M sions of time may be available under the provisions IX (6) MONTHS from the mailing date of this comn period for reply is specified above, the maximum st e to reply within the set or extended period for reply ply received by the Office later than three months a d patent term adjustment. See 37 CFR 1.704(b).	AILING DATE OF 7 of 37 CFR 1.136(a). In no of the inner state of the i	THIS COMMUNICAT event, however, may a reply b will expire SIX (6) MONTHS for optication to become ABANDO	ION. e timely filed rom the mailing date of this of the control of		
Status						
2a)⊠ 3 3)□ 3	Responsive to communication(s) file This action is FINAL . Since this application is in condition closed in accordance with the practi	2b)∏ This action is for allowance excer	non-final. ot for formal matters,		e merits is	
Dispositio	on of Claims					
5)	Claim(s) <u>1-21</u> is/are pending in the at a) Of the above claim(s) is/accclaim(s) is/accclaim(s) is/are allowed. Claim(s) <u>1-6, 8-15, and 17-21</u> is/are Claim(s) <u>7 and 16</u> is/are objected to Claim(s) are subject to restriction Papers The specification is objected to by the	re withdrawn from or rejected.				
1	The drawing(s) filed on is/are: Applicant may not request that any obje Replacement drawing sheet(s) including The oath or declaration is objected to	ction to the drawing(s) the correction is requ	be held in abeyance. ired if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 C		
Priority u	nder 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
2) Notice 3) Inform	s) of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (Fation Disclosure Statement(s) (PTO/SB/08) No(s)/Mail Date	PTO-948)	4) Interview Summ Paper No(s)/Ma 5) Notice of Inform 6) Other:			

Art Unit: 2187

DETAILED ACTION

1. Claims 1-21, as amended on 2/26/2008, are pending in the instant application. Applicant's amendments and arguments submitted 2/26/2008 have been carefully and fully considered, but are only found partially persuasive as discussed herein.

Continued Examination Under 37 CFR 1.114

- 2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 2/26/2008 has been entered.
- 3. All claims are drawn to the same invention claimed in the application prior to the entry of the submission under 37 CFR 1.114 and could have been finally rejected on the grounds and art of record in the next Office action if they had been entered in the application prior to entry under 37 CFR 1.114. Accordingly, **THIS ACTION IS MADE FINAL** even though it is a first action after the filing of a request for continued examination and the submission under 37 CFR 1.114. See MPEP § 706.07(b).

 Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not

Art Unit: 2187

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

- 5. Claims 2, 12, and 20 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.
- 6. Claims 2 and 12 recite the limitation "wherein the meta-information is written after the data of the logical block is written."
- 7. Claim 20 recites the limitation "wherein the meta-information is written in the spare area after the data of the logical block is written in the main area".

Application/Control Number: 10/802,010

Page 4

Art Unit: 2187

8. The Examiner is not aware of a portion of the specification which teaches how the meta-information is written after the data of the logical block is written. Accordingly, one of ordinary skill in the art would not know how to make or use the invention as recited in claims 2, 12, and 20.

- 9. Paragraph 04-05 of the specification states:
 - a. [04] In such a flash memory, data stored at specific locations can be randomly accessed in the same manner as existing RAMs, nonvolatile storage devices, magnetic devices or the like. However, when data is modified or deleted, the data is accessed on a block basis contrary to existing storage devices.
 - b. [05] That is, in the flash memory, access is gained based on the block which written data is retrieved from or data is written in at once during read/write operations, and based on a unit which comprises a plurality of blocks and can be erased through one delete operation. As a method of efficiently managing data according to the access characteristics of the flash memory, a block (of sector) re-mapping scheme has been generally used.
- 10. The Examiner notes that this section shows that the basic write unit in the flash memory disclosed in the specification of the instant application is called a block. Paragraph 51 states that the main area 110 and the spare area 130 are part of the same block. Further, claims 1, 11, and 18 require that the meta-information and data are written in the same block. Accordingly, it would require the ability to perform a write smaller than what is disclosed to be the write unit to perform the limitations of claims 2,

Art Unit: 2187

12, and 20. Such an ability is not disclosed by the specification of the instant

application.

Claim Rejections - 35 USC § 102

11. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 12. **Claims 1, 3-4, 11, 13-14, 18-19, and 21** are rejected under 35 U.S.C. 102(b) as being anticipated by Conley (US 2002/0099904).

13. Claim 1 is taught by Conley as:

- c. A flash memory access apparatus, comprising: a flash memory comprising a plurality of units, each of the units comprising a plurality of blocks, and a flash memory controller. Paragraph 0038 teaches the architecture of a typical non-volatile data storage system, which includes a controller and a plurality of flash memory devices. Paragraph 0040 explains that flash memory cells are divided into multiple pages.
- d. Wherein if a write operation is requested for a logical block number of the flash memory, the flash memory controller is configured to write data and meta-information in a physical block corresponding to a logical block with the logical block number if a previous write operation has not been performed for the logical

Application/Control Number: 10/802,010

Art Unit: 2187

block. Paragraph 0062 discusses a method of programming a non-volatile memory. If there are pages in the physical block that have not been written to, the data is written to those blocks.

Page 6

- And the flash memory controller is configured to perform a write operation e. for writing the data and the meta-information allocated to the logical block in a new physical block without changing flash memory state information, wherein the flash memory state information is written in a previous physical block corresponding to the logical block if the previous write operation has been performed for the logical block. Paragraph 0049 shows that when new data is to be written to a logical block corresponding to physical block PBN 0, item 35 of figure 8, which is full, a new physical block PBN 1, item 39 of figure 8, is selected and the new pages are written to PBN 1. Figure 8 also shows that original block PBN0 contains timestamps 43 and LBN and page tag 41 for each page in the original block. Paragraph 0055 shows that an individual page contains data, item 45 of figure 10, and meta-information, item 49 of figure 10. Paragraph 0048 shows that when new pages are written to a logical block, the pages containing the original data are not tagged. The last sentence of paragraph 0047 further emphasizes this by stating "the writing of the old/new or other flags, as described with respect to FIGS. 6, 7A and 7B, cannot be tolerated."
- f. And wherein the flash memory state information is time independent.

 Paragraph 0051 shows that the output of a modulo-N counter can be used to

Art Unit: 2187

generate the value of field 43, which is shown in paragraph 0052 to be used to determine if a block is the most recent block.

14. Claim 3 is taught by Conley as:

g. The apparatus as claimed in claim 1, wherein the data and meta-information of the logical block are simultaneously written. Paragraph 0055 shows that the data 45 and meta-information 49 are part of the same page. As the data and meta-information are part of the same page they would inherently be written simultaneously, as the system of Conley writes data on a page basis.

15. Claim 4 is taught by Conley as:

- h. The apparatus as claimed in claim 1, wherein the meta-information comprises the logical block number. Paragraph 0055 shows that overhead data, item 49 of figure 10, contains the logical block number.
- i. And the flash memory state information indicating a state of the physical block as valid, deleted, or invalid. Paragraph 0055 shows a page contains a time stamp 43, paragraph 0051 shows that the timestamp can be replaced with the output of a modulo-N counter. Paragraph 0050 shows that the time stamp indicates the time the page was written relative to other pages with the same logical address. As shown in paragraph 0052, the time stamps of blocks having the same logical block address and page offset are compared, which allows the

Art Unit: 2187

system to determine which page is the last written page. Accordingly, this shows what pages are valid.

16. Claim 11 is taught by Conley as:

- j. A flash memory access method, comprising: accessing the flash memory and searching for a currently writable physical block if a processor requests a write operation for a specific logical block number of the flash memory.

 Paragraph 0062 shows that when a write is performed, an available physical page is found.
- k. And writing data and meta-information in a physical block corresponding to a logical block with the logical block number if a previous write operation has not been performed for the logical block. Paragraph 0062 discusses a method of programming a non-volatile memory. If there are pages in the physical block that have not been written to, the data is written to those blocks.
- I. And writing the data and the meta-information in a new physical block corresponding to the logical block without changing flash memory state information, wherein the flash memory state information is written in a previous physical block corresponding to the logical block if the previous write operation has been performed for the logical block. Paragraph 0049 shows that when new data is to be written to a logical block corresponding to physical block PBN 0, item 35 of figure 8, which is full, a new physical block PBN 1, item 39 of figure 8, is selected and the new pages are written to PBN 1. Figure 8 also shows that

Art Unit: 2187

original block PBN0 contains timestamps 43 and LBN and page tag 41 for each page in the original block. Paragraph 0055 shows that an individual page contains data, item 45 of figure 10, and meta-information, item 49 of figure 10. Paragraph 0048 shows that when new pages are written to a logical block, the pages containing the original data are not tagged. The last sentence of paragraph 0047 further emphasizes this by stating "the writing of the old/new or other flags, as described with respect to FIGS. 6, 7A and 7B, cannot be tolerated."

m. Wherein the flash memory state information is time independent.

Paragraph 0051 shows that the output of a modulo-N counter can be used to generate the value of field 43, which is shown in paragraph 0052 to be used to determine if a block is the most recent block.

17. Claim 13 is taught by Conley as:

n. The apparatus as claimed in claim 11, wherein the data and meta-information of the logical block are simultaneously written. Paragraph 0055 shows that the data 45 and meta-information 49 are part of the same page. As the data and meta-information are part of the same page they would inherently be written simultaneously, as the system of Conley writes data on a page basis.

18. **Claim 14** is taught by Conley as:

Art Unit: 2187

o. The method as claimed in claim 11, wherein the meta-information comprises the logical block number. Paragraph 0055 shows that overhead data, item 49 of figure 10, contains the logical block number.

- p. And the flash memory state information indicating a state of the physical block as valid, deleted, or invalid. Paragraph 0055 shows a page contains a time stamp, paragraph 0051 shows that the timestamp can be replaced with the output of a modulo-N counter. Paragraph 0050 shows that the time stamp indicates the time the page was written relative to other pages with the same logical address. As shown in paragraph 0052, the time stamps of blocks having the same logical block address and page offset are compared, which allows the system to determine which page is the last written page. Accordingly, this shows what pages are valid.
- 19. Claim 18 is taught by Conley as:
 - q. A flash memory access apparatus, comprising: a flash memory comprising a plurality of physical blocks. Paragraph 0038 teaches the architecture of a typical non-volatile data storage system, which includes a controller and a plurality of flash memory devices. Paragraph 0040 explains that flash memory cells are divided into multiple pages.
 - r. Wherein each physical block of the plurality of physical blocks comprises data and meta-information, and the meta-information comprises a logical block number and flash memory state information. Paragraph 0055 shows that each

Art Unit: 2187

page contains an overhead data area 49, which includes the LBN and page tag 41 and time stamp 43, which is used to determine if the stored data is the valid data for the corresponding logical page. Figure 8 shows that original block PBN0 contains timestamp 43 and LBN and page tag 41 for each page in the original block.

- s. Wherein the flash memory state information is time independent.

 Paragraph 0051 shows that instead of a timestamp, a modulo-N counter may be used which is incremented each time a logical block is updated.
- t. And a flash memory controller, wherein if a write operation is requested for the logical block number, the flash memory controller performs one of (a) a first write operation which writes the data and the meta-information in a first physical block corresponding to the logical block number, if the first write operation has not previously been performed for the logical block number, and changes the flash memory state information of the physical block corresponding to the logical block number. Paragraph 0055 shows that each page contains overhead data 49. It is inherent that this data is written to the page when the first write is performed for the logical page number, as otherwise the system would be unable to tell if later written data is later or earlier.
- u. And (b) a second write operation which writes the data and the metainformation in a second physical block, if the first write operation has been
 performed for the logical block with the logical block number, wherein the flash
 memory state information of the physical block corresponding to the logical block

Art Unit: 2187

number is not changed. Paragraph 0049 shows that when new data is to be written to a logical block corresponding to physical block PBN 0, item 35 of figure 8, which is full, a new physical block PBN 1, item 39 of figure 8, is selected and the new pages are written to PBN 1. Paragraph 0055 shows that an individual page contains data, item 45 of figure 10, and meta-information, item 49 of figure 10. Paragraph 0048 shows that when new pages are written to a logical block, the pages containing the original data are not tagged. The last sentence of paragraph 0047 further emphasizes this by stating "the writing of the old/new or other flags, as described with respect to FIGS. 6, 7A and 7B, cannot be tolerated."

v. Additionally, the Examiner respectfully notes that that claim 18 only requires performing one of the first write operation and second operation.

20. Claim 19 is taught by Conley as:

w. The apparatus as claimed in claim 18, wherein each physical block comprises further comprises a main area which stores the data and a spare area which stores the meta-information, the logical block number and the flash memory state information. Figure 10 shows that each page contains user data area 45 and overhead area 49.

21. Claim 21 is taught by Conley as:

Art Unit: 2187

x. The apparatus as claimed in claim 19, wherein the meta-information is written in the spare area simultaneously as the data of the logical block is written in the main area. Paragraph 0055 shows that the data 45 and meta-information 49 are part of the same page. As the data and meta-information are part of the same page they would inherently be written simultaneously, as the system of Conley writes data on a page basis.

Claim Rejections - 35 USC § 103

- 22. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 23. Claims 5-6, 8-10, 15, and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Conley (cited *supra*) in view of Kim et al. (US 6,381, 176).
- 24. Claim 5 is taught by Conley as shown *supra* with respect to claim 1.
- 25. Although Conley teaches that blocks having the same logical block number can be distinguished by their timestamps, it does not disclose expressly performing a recovery operation.
- 26. With respect to claim 5, Kim teaches:

Art Unit: 2187

y. The apparatus as claimed in claim 1, wherein the flash memory controller is configured to perform a recovery operation which detects, during a scanning process, physical blocks for the logical block number and recovers from an error by determining a valid block for the logical block among the detected physical blocks. Kim teaches at column 6 lines 29-36 that a recovery operation is required if two valid blocks having the same logical block number exist. In the system disclosed by Conley, paragraph 0050 shows that it can be determined which of multiple pages having the same logical block number and page offset is the correct page by comparing the timestamps of the blocks.

- 27. At the time of the invention it would have been obvious to one of ordinary skill in the art that a recovery operation is necessary in the event of an error during writing.
- 28. Conley and Kim are analogous art because they are from the same field of endeavor, the design of flash memory systems.
- 29. The motivation for doing so would have been to determine which block will be erased during a recovery operation (Kim, column 6 lines 30-36)
- 30. Therefore, it would have been obvious to combine Kim with Conley for the benefit of determining which pages are old and can be deleted to obtain the invention as specified in **claims 5, 6, and 8-10**.

31. Claim 6 is taught by Conley as:

z. The apparatus as claimed in claim 5, wherein the scanning process comprises reading a logical block number for each of the physical blocks by

Art Unit: 2187

investigating the flash memory based on a latest accessed block. Paragraph 0052 shows that when the controller reads the data, it compares the counts in fields 43 and 43' of pages having the same LBA and page offset.

aa. And investigating a field of a block allocation table corresponding to the read logical block number. Figure 9, discussed in paragraph 0049, which is formed from the data in fields 41 and 41', shows the table that provides a mapping from logical blocks to physical blocks.

32. Claim 8 is taught by Conley as:

- bb. The apparatus as claimed in claim 5, wherein the recovery operation recovers from an error by determining a latest accessed physical block for the logical block number among the detected physical blocks according to priorities set during the scanning process, as the valid block. Conley paragraph 0050 shows that the most recently written page is determined by checking field 43, the timestamp.
- cc. And rewriting flash memory state information written in other physical blocks of the detected physical blocks as deleted. Paragraph 0062 shows that updating one or more blocks of data will result in one or more blocks storing the data to be superceded by the new data, and the blocks with superceded data are identified for erasure.

33. **Claim 9** is taught by Conley and Kim as:

Art Unit: 2187

dd. The apparatus as claimed in claim 5, wherein the recovery operation is performed during the initializing the flash memory. Kim column 4 lines 22-25 shows that when a flash memory is initially used, a logical unit number to physical unit number table is provided. To generate such a table in a system using the timestamps of Conley, it would be necessary to determine which of the pages sharing the same logical block number and page offset is the most recent page.

34. Claim 10 is taught by Kim as:

- ee. The apparatus as claimed in claim 5, wherein the recovering from the error is performed during reclaiming the flash memory wherein the reclaiming comprises moving data written in a predetermined unit of the flash memory to a new unit. Column 8 line 55 to column 9 line 4 teaches that in a reclaim operation, valid blocks and related metadata are copied to a new unit. In order to determine which blocks are valid in a system using the timestamps of Conley, the timestamps of pages having the same logical block number and page offset must be compared.
- 35. Claim 15 is taught by Conley as shown *supra* with respect to claim 11.
- 36. Although Conley teaches that blocks having the same logical block number can be distinguished by their timestamps, it does not disclose expressly performing a recovery operation.

Art Unit: 2187

37. With respect to claim 5, Kim teaches:

ff. The method as claimed in claim 11, further comprising a recovery operation comprising detecting, during a scanning process, physical blocks for the logical block number and of recovering from an error by determining a valid block for the logical block among the detected physical blocks. Kim teaches at column 6 lines 29-36 that a recovery operation is required if two valid blocks having the same logical block number exist. In the system disclosed by Conley, paragraph 0050 shows that it can be determined which of multiple pages having the same logical block number and page offset is the correct page by comparing the timestamps of the blocks.

- 38. At the time of the invention it would have been obvious to one of ordinary skill in the art that a recovery operation is necessary in the event of an error during writing.
- 39. Conley and Kim are analogous art because they are from the same field of endeavor, the design of flash memory systems.
- 40. The motivation for doing so would have been to determine which block will be erased during a recovery operation (Kim, column 6 lines 30-36)
- 41. Therefore, it would have been obvious to combine Kim with Conley for the benefit of determining which pages are old and can be deleted to obtain the invention as specified in **claims 15 and 17**.
- 42. Claim 17 is taught by Conley and Kim as:

Art Unit: 2187

gg. The method as claimed in claim 15, wherein the recovering comprises recovering from the error by determining a latest data written among data of a specific logical block number detected during reclaiming the flash memory and wherein the reclaiming comprises moving data written in a predetermined unit of the flash memory to a new unit. Conley paragraph 0050 shows that the most recently written page is determined by checking field 43, the timestamp. Kim column 8 line 55 to column 9 line 4 teaches that in a reclaim operation, valid blocks and related metadata are copied to a new unit. In order to determine which blocks are valid in a system using the timestamps of Conley, the timestamps of pages having the same logical block number and page offset must be compared.

Allowable Subject Matter

43. Claims 7 and 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

- 44. Applicant's arguments submitted 2/26/2008 have been carefully and fully considered, but are only found partially persuasive.
- 45. Applicant's summary of the Interview held 10/23/2007

Art Unit: 2187

46. At page 9 of the response submitted 2/26/2008, Applicant provides a statement of the substance of the interview held 10/23/2008. In the second paragraph beginning on page 9, Applicant states: "the examiner and Applicant's undersigned representative agreed that Conley did not teach such a feature, 'without changing flash memory state information written in a previous physical block,' where the flash memory state information had been written in a previous physical block. The Examiner also agreed that if claims 1 and 11 were amended to positively recite that written blocks flash memory state information, such an amendment would overcome the current rejection." The Examiner respectfully disagrees, and refers Applicant to the Interview Summary included with the Final Office action of 11/26/2007. Applicant's alleged agreement would also be contrary to the position stated by the Examiner at paragraphs 57-59 of the Final Office action of 11/26/2008, and at paragraph 46 of the Final Office action of 2/13/2007.

47. First point of Argument

48. In the third paragraph beginning on page 10, with respect to the rejection of claims 1, 3, 4, 11, 13, 14, 18, 19, and 21 under 35 USC 102(b) as being anticipated by Conley, Applicant argues: "Conley fails to teach or suggest the claimed features, 'wherein the flash memory state information is written in a previous physical block[.]".

The Examiner respectfully disagrees. Figure 8 of Conley teaches that each page, the write unit of Conley, contains a time stamp 43, which is used by Conley to determine if a given page is valid or invalid, and therefore is flash memory state information as discussed supra with respect to claim 1.

Art Unit: 2187

49. Second point of Argument

50. In the second paragraph beginning on page 11, with respect to the rejection of claims 2, 12, and 20 under 35 USC 112 first paragraph enablement requirement, Applicant argues: "the third full paragraph on page 10 of the specification states: '[i]f atomicity for a write operation on a block basis is ensured, the data and meta-information can be simultaneously written.' In other words, if atomicity for a write operation on a block basis is not ensured, the data and meta-information may be written in a way other than simultaneously." The Examiner respectfully notes that claims 2, 12, and 20 are not rejected for failing to comply with the written description requirement of 35 USC 112 first paragraph, they are rejected for failing to comply with the enablement requirement of 35 USC 112 first paragraph. As discussed at paragraphs 04-05 of the specification, data is written at once to a block. The Examiner respectfully notes that Applicant's suggestion that the data and metadata may be written in a way other than simultaneously if atomicity for a write operation on a block basis is not ensured does not provide any explanation as to how to not ensure atomicity.

51. Third point of Argument

52. Applicant's amendments and arguments with respect to the rejection of claims 18-21 under 35 USC 112 first and paragraph, see the first paragraph beginning on page 12, have been carefully and fully considered, and are found persuasive. Accordingly, the rejection of claims 18-21 under 35 USC 112 first and second paragraphs has been withdrawn.

Art Unit: 2187

Conclusion

53. All claims are drawn to the same invention claimed in the application prior to the entry of the submission under 37 CFR 1.114 and could have been finally rejected on the grounds and art of record in the next Office action if they had been entered in the application prior to entry under 37 CFR 1.114. Accordingly, **THIS ACTION IS MADE FINAL** even though it is a first action after the filing of a request for continued examination and the submission under 37 CFR 1.114. See MPEP § 706.07(b).

Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JARED I. RUTZ whose telephone number is (571)272-5535. The examiner can normally be reached on M-F 8:00 AM - 4:00 PM.

Art Unit: 2187

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Donald Sparks/
Supervisory Patent Examiner, Art Unit 2187

Jared I Rutz Examiner Art Unit 2187

jir